

QingDao_ULCPC


CPU : Intel Penryn
Chip Set : Intel Cantiga & ICH9M
Remarks : Montevina Platform

Model Name : QingDao_ULCPC
PBA Name : MAIN
PCB Code : BA41-01100A NANYA
BA41-01097A HANNST
BA41-01098A GCE
Dev. Step : MP1.1
Revision : 1.0
T.R. Date : 2009.06.25

Design	CHECK	APPROVAL
XIAOHONG ZHANG	RUJIN ZHENG	BC LEE

Owner : SESC Mobile R & D Signature : X

BLOCK DESIGN



3

2

1

BOARD INFORMATION

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails	
VDC	Primary DC system power supply (7 to 21V)
CPU_CORE	Core Voltage for CPU
EGFX_CORE	Core Voltage for GPU
P1.05V	VTT for CPU, Cantiga & ICH9-M
P1.1	VTT for N10M, GE1
P3.3V_MICOM	3.3V always power rail (for Micom)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.8V	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail for DDR (off in S4-S5)
P0.9V	0.9V power rail for DDR (off in S3-S5)
P3.3V	3.3V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V switched on power rail (off in S4-S5)
P5.0V	5.0V switched power rail (off in S3-S5)
P5.0V_AUX	5.0V switched on power rail (off in S4-S5)
P5.0V_ALW	5.0V always power rail
P12.0V_ALW	12.0V always power rail

Crystal / Oscillator			
TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	ICH9-M	Real Time Clock
Crystal	10MHz	MICOM	HD64F2169/2160
Crystal	14.318MHz	CLOCK-Generator	CK-505
Crystal	25MHz	LAN	Intel LAN

I ² C / SMB Address			
Devices	Address	Hex	Bus
ICH9-M	Master	-	SMBUS Master
CPU Thermal Sensor	0111 101x	7Ah	Thermal Sensor
SODIMM0	1010 000x	A0h	-
SODIMM1	1010 010x	A4h	-
Thermal Sensor on SODIMM0	0011 000x	30h	-
Thermal Sensor on SODIMM1	0011 010x	34h	-
CK-505M (Clock Generator)	1101 0010	D2h	Clock, Unused Clock Output Disable

USB PORT Assign		PCI Express Assign	
PORT #	ASSIGNED TO	PORT #	ASSIGNED TO
0	SYSTEM PORT 0		
1	Mini PCI Express		
2	SYSTEM PORT 1	1	Mini Card 1 (WLAN)
3	NC	2	NC
4	3 IN 1	3	EXPRESS CARD
5	Bluetooth	4	LOM
6	SYSTEM PORT 2	5	NC
7	EXPRESS CARD	6	NC
8	Camera		
9	NC		
10	NC		

LCD Pannel Detect (TBD)		
Devices	Resolution	PANNEL_DETECT_0(strap0)


REVISION HISTORY

See rev notes for more information.

DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1		MAIN	
APPROVAL	BC LEE	REV	1.0		BOARD INFO	
MODULE CODE		LAST EDIT				
				June 22, 2009 20:14:17 PM	PAGE	3 OF 15

POWER DIAGRAM

Rev 0.1




Power On/Off Table by S-state

Rail State	S0	S3	S4	S5
+V*A(LWS) +V*LAN	ON	ON	ON	ON
+1.8V_AUX +0.9V	ON	ON	—	—
+V*AUX	ON	ON	—	—
+V	ON	—	—	—
+V* (CORE)	ON	—	—	—

DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L MAIN POWER DIAGRAM	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1			PART NO. BA41-01097A/1100A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	4	OF 15

POWER RAILS ANALYSIS

Rev. 0.6 (060920)




Value by Datasheet/Application notes (Value by measurement)

DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L MAIN POWER RAILS	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	REV. STEP	MP1.1			PART NO. BA41-01097A/1100A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT				


June 22, 2009 20:14:17 PM

PAGE 5 OF 15




DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L MIAN CLOCK DIAGRAM	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	REV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	7 OF 15	

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 IT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




IS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CK505M

FSA	FSB	FSC	HOST CLK
BSEL0	BSEL1	BSEL2	
0	0	0	266 MHz
0	0	1	333 MHz
0	1	0	200 MHz
0	1	1	400 MHz
1	0	0	133 MHz
1	0	1	100 MHz
1	1	0	166 MHz
1	1	1	RSVD



THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L CPU PENRYN (1/3)	SAMSUNG ELECTRONICS	
CHECK	Rujin Zheng	DEV. STEP	MP1.1				
APPROVAL	BC LEE	REV	1.0				
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM	PAGE		1	OF 3



		Pull-down
FSB 1067 MHz		BSEL0, BSEL1, BSEL2
FSB 800 MHz		BSEL0, BSEL2

Active Mode										Active/Deeper Sleep Dual Mode Region										Deeper Sleep/Extended Deeper Sleep Dual Mode Region											
VID(6:0)					Voltage					VID(6:0)					Voltage					VID(6:0)					Voltage						
0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1.0000 V	1	0	1	0	0	0	1	0	0	0	0	0	0.4875 V	
0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	0	1	0.9875 V	1	0	1	0	0	0	1	0	0	0	1	0	0.4750 V	
0	0	0	0	0	0	0	1	0	1	0	0	1	0	1	0	0	0.9750 V	1	0	1	0	0	0	1	1	0	0	1	1	0.4625 V	
0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0.9625 V	1	0	1	0	0	0	1	1	0	0	1	1	0.4500 V	
0	0	0	0	0	1	0	0	0	1	0	0	1	0	1	0	0	0.9500 V	1	0	1	0	0	1	0	1	0	1	1	1	0.4375 V	
0	0	0	0	1	0	1	0	1	1	1	0	1	1	0	0	1	0.9375 V	1	0	1	0	1	0	1	1	0	1	1	1	0.4250 V	
0	0	0	0	1	0	1	1	0	1	0	0	1	0	1	1	0	0.9250 V	1	0	1	0	1	0	1	1	1	1	1	1	0.4125 V	
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0.9125 V	1	0	1	0	1	1	0	0	0	0	0	0	0.4000 V	
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0.9000 V	1	0	1	0	1	0	0	0	0	0	1	1	0.3875 V	
0	0	0	1	0	0	0	1	1	1	0	0	0	0	0	0	1	0.8875 V	1	0	1	0	0	1	0	1	0	1	0	1	0.3750 V	
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0.8750 V	1	0	1	0	0	0	0	0	0	0	1	1	0.3625 V	
0	0	0	1	0	1	0	1	1	1	0	0	0	0	1	1	0	0.8625 V	1	0	1	0	0	1	1	0	0	0	0	0	0	0.3500 V
0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0.8500 V	1	0	1	0	1	0	1	0	0	1	1	1	0.3375 V	
0	0	0	1	1	0	1	1	1	1	0	0	0	0	0	0	0	0.8375 V	1	0	1	0	1	1	1	1	0	0	0	0	0.3250 V	
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.8250 V	1	0	1	0	0	0	0	0	0	0	0	0	0	0.3125 V
0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0.8125 V	1	0	1	0	0	0	0	0	0	0	0	0	0	0.3000 V
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.8000 V	1	0	1	0	0	0	0	0	0	0	0	0	0	0.2875 V
0	0	1	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0.7875 V	1	0	1	0	0	0	0	0	0	0	0	0	0	0.2750 V
0	0	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0.7750 V	1	0	1	0	0	0	0	1	0	0	0	0	0	0.2625 V
0	0	1	0	0	1	0																									

*Yonah Processor (2.33 GHz / 800 MHz : TBD)

GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF0 pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.

COMP0,2 (COMP1,3) should be connected with $Z_0=27.4\text{ohm}(55\text{ohm})$ trace shorter than 1/2" to their respective Banias socket pins.

GND test points within 100mil of the VCC/VSSsense at the end of the line. Route the VCC/VSSsense as a $Z_0=55\text{ohm}$ traces with equal length. Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away (preferred 50mil) from any other signal. And GND via 100mil away from each of the VCC/VSS test point vias.


DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE Qingdao_L CPU PENRYN (2/3)	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1		
APPROVAL	BC LEE	REV	1.0		
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM		
				PART NO. BA41-01097A/1100A	
				PAGE	2 OF 3

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

-22C-015(1996.6.5) REV. 3


THERMAL SENSOR & FAN CONTROL


SHDN_SEL MODE	
0	CH1(INTEL MODE)
HIGH Z	CH3(DIODE MODE)
1	N/A (SHDN# NOT USED)




DESIGN	XIAOHONG, ZHANG	DATE	12/3/2008	TITLE	QingDao_Ext	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	RUJIN, ZHENG	DEV. STEP	ADV1		THERMAL SENSOR EMC2102	
APPROVAL	BC, LEE	REV	1.0			
MODULE CODE		LAST EDIT	December, 3, 2008 12:55:11 PM	PAGE	1 OF 1	


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.






THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.









DRAW	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1	MCH_CANTIGA_PM_DDR3		
APPROVAL	BC LEE	REV	1.0	CANTIGA (5/5)		
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	5 OF 5	

DDR SO-DIMM #0




DRAW	XiaoHong Zheng	DATE	12/03/2008	TITLE	QingDao_Ext SODIMM_DDR2 SODIMM_DDR2 #1	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	RuJin Zheng	DEV. STEP	ADV1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	December 03, 2008 20:55:25 PM	PAGE	1 OF 2	

Array resistors & Single resistors used to improve layout & routing.




SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L ICH_9M_B ICH9-M (1/5)	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT				

June 22, 2009 20:14:17 PM PAGE 1 OF 5





22C-015(1996.6.5) REV. 3

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.






DRAW	Xiaohong Zheng	DATE	06/23/2009	TITLE Qingdao_L ICH_9M_B ICH9-M (3/5)		SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	LAST EDIT			June 22, 2009 20:14:17 PM	PAGE 4 OF 5	

SPI_BIOS_ROM




80H DECODER CONNECTOR




02	VERIFY REAL MODE	66	CONFIGURE ADVANCE CACHE REG.
03	DISABLE NMI	6A	DISPLAY EXTERNAL CACHE SIZE
04	GET CPU TYPE	6C	DISPLAY SHADOW MESSAGE
06	INIT. SYSTEM H/W	6E	DISPLAY NON-DISPOSABLE SEGMENT
08	INIT. CHIPSET REG.	70	DISPLAY ERROR MESSAGE
09	SET IN POST FLAG	72	CHECK FOR CONFIGURATION ERROR
0A	INIT CPU REG	74	TEST REAL-TIME CLOCK
0B	CPU CACHE ON	76	CHECK FOR KEYBOARD ERROR
0C	INIT.CACHE TO POST	7C	SETUP HARDWARE INTERRUPT VECTOR
0E	INIT. I/O VALUE	7E	TEST COPROCESSOR IF PRESENT
0F	ENABLE THE L-BUS IDE	80	DISABLE ON-BOARD I/O PORT
10	INIT. POWER MANAGER	82	DETECT AND INSTALL EXT RS232C
11	LOAD ALTERNATE REG.	84	DETECT AND INSTALL EXT PARALLEL
13	PCI BUS MASTER RESET	86	RE-INIT. ON-BOARD I/O PORT
WITH INITIAL POST VALUE		88	INIT. BIOS DATA ROM
14	INIT. KEYBOARD CONTROLLER	8A	INIT. EXTENDED BIOS DATA AREA
16	CHECK CHECKSUM	8C	INIT. FDD CONTROLLER
18	8254 TIMER INIT.	9A	SHADOW OPTION ROMS
1A	8237 DMA CONTROLLER INIT.	9C	SETUP POWER MANAGEMENT
1C	RESET INTERRUPT CONTROLLER	9E	ENABLE HW INTERRUPT
20	TEST DRAM REFRESH	A0	SET TIME OF DAY
22	TEST 8742 KEYBOARD CONTROLLER	A4	INIT. TYPEMATIC RATE
24	SET ES SEGMENT REG. TO 4GB	A8	ERASE F2 PROMPT
26	ENABLE A20	AC	SCAN FOR F2 KEY STROKE
28	AUTO SIZING DRAM	AE	ENTER SETUP
32	COMPUTE THE CPU SPEED	B0	CLEAR IN POST FLAG
34	TEST CMOS RAM	B2	CHECK FOR ERRORS
36	SHADOW SYSTEM BIOS ROM	B4	POST DONE-PREPARE TO BOOT O/S
38	AUTO SIZING CACHE	B6	ONE BEEP
3C	CONFIGURE ADVANCED CHIPSET REG.	B8	CHECK PASSWORD (OPTION)
3D	LOAD ALTER REG. WITH CMOS VALUE	BA	ACPI INIT
42	INIT. INTERRUPT VECTOR	BE	DMI INIT
44	INIT. BIOS INTERRUPT	BF	CLEAR SCREEN
46	CHECK ROM COPYRIGHT NOTICE	C0	TRY BOOT WITH INT19
47	INIT. I20 SUPPORT IF INSTALLED	D0	INTERRUPT HANDLER ERROR
48	CHECK VIDEO CONFIGURE AGAINST CMOS	D2	UNKNOWN INTERRUPT ERROR
49	INIT. PCI BUS AND DEVICE	D4	PENDING INTERRUPT ERROR
4A	INIT. ALL VIDEO BIOS ROM	D6	SHUTDOWN 2
4C	SHADOW VIDEO BIOS ROM	D8	SHUTDOWN ERROR
50	DISPLAY CPU TYPE AND SPEED	DA	EXTENDED BLOCK MOVE
52	TEST KEYBOARD	DC	SHUTDOWN 10
54	SET KEYLOCK IF ENABLED	E0	ENABLE NMI
56	ENABLE KEYBOARD	E2	INIT. FDD CONTROLLER
58	TEST FOR UNEXPECTED INTERRUPTS	E4	INIT. LOCAL BUS HDD CONTROLLER
5A	DISPLAY * PRESS * SETUP *	E6	JUMP TO USER PATCH 2
5C	TEST RAM BETWEEN 512K AND 640K	E8	DISABLE A20 ADDRESS LINE
60	TEST EXTENDED MEMORY	EA	CLEAR HUGE ES SEGMENT REG.
62	TEST EXTENDED MEMORY ADDRESS LINE	EC	SEARCH FOR OPTION ROMS
64	JUMP TO USER PATCH 1		


DRW	XiaoHong Zhang	DATE	12/03/2008	TITLE	QingDao.Ext	SAMSUNG ELECTRONICS
CHECK	RuJin Zheng	DEV. STEP	ADV1		SPI_BIOS_ROM	
APPROVAL	BC LEE	REV	1.0		SPI_BIOS_ROM	PART NO.
MODULE CODE		LAST EDIT	December 03, 2008 20:56:20 PM	PAGE	1 OF 1	BA41-xxxxxA

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.








PCB1 TX1P HDMI	DATE	06/23/2009	TITLE	
PCB2 TX2N HDMI	DEV. STEP	MP1.1	Qingdao_L EXT NB9X	
PCB3 TX2P HDMI	REV	1.0	NVIDIA_NB9X_9M	
HDP1 HDMI	BC LEE			
MODULE CODE	LAST EDIT	June 22, 2009 20:14:17 PM		PART NO BA41-01097A/1100A
			PAGE	3 OF 4

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO'S PROPERTY.
 NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

Pin	Description	Activate
GPIO(0)	General Purpose	NC
GPIO(1)	HPD-C	NC
GPIO(2)	LCD0_BL_PWM	High
GPIO(3)	LCD0_VDD	High
GPIO(4)	LCD0_BL_EN	High
GPIO(5)	GPU VID0	00 0.8V
GPIO(6)	GPU VID1	10 0.85V
GPIO(7)	GPU VID2	NC
GPIO(8)	OVERT	LOW
GPIO(9)	ALERT	NC
GPIO(10)	MEM_VREF	NC
GPIO(11)	SLI_SYNC	NC
GPIO(12)	PWR_LEVEL	NC
GPIO(13)	MEM_VID	NC
GPIO(14)	PWR_CTRL1	NC
GPIO(15)	HPD-E	High
GPIO(16)	FAN_PWM	NC
GPIO(17)	Reserved	NC
GPIO(18)	Reserved	NC
GPIO(19)	HPD-D	NC

Strap option	Bit 3	Bit 2	Bit 1	Bit 0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	DEVID[4]	VENID	CLK_CFG	PLL_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	DEVID[3]	DEVID[2]	DEVID[1]	DEVID[0]
STRAP1	PADCFG[3]	PADCFG[2]	PADCFG[1]	PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
Resistor value	PU to VDD	PD to GND	XCLK417 = 0.27MHz	
5K ohm	1000	0000	RAM CFG (52MHz)	
10 Kohm	1001	0001	0011 512Mbit (1111 1Gbit)	
15K ohm	1010	0010	USER[3:0]=1111 for Enable	
20K ohm	1011	0011	PADCFG[3:0]=01010 for N1	
25K ohm	1100	0100	N10M-GS.0x0A70	
30K ohm	1101	0101	N10M-GE.0x0A68	
35K ohm	1110	0110	N10M-LP.0x0A69	
45K ohm	1111	0111	N10M-NS.0x0A6B	
			N10M-NE.0x0A6A	
			N10M-GLM.0x0A7C	

	Bit3	Bit2	Bit1	Bit0	
ROMSO	0	0	0	1	27M
SCLK	0	0	1	0	GFX TPYE
SI	0	1	1	1	1Gb
Strap2	1	0	0	1	N10M-LP
Strap1	0	1	1	0	For NB
Strap0	1	1	1	1	EDID_EN




DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L EXT NB9X	SAMSUNG ELECTRONICS	
CHECK	Rujin Zheng	DEV. STEP	MP1.1			PART NO.	
APPROVAL	BC LEE	REV	1.0	NVIDIA_NB9X_9M		BA41-01097A/1100A	
MODULE CODE		LAST EDIT		June 22, 2009 20:14:17 PM	PAGE	4	OF 4

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

nVidia can support 700MHz, but for N10M_GE, there only debug 800MHz about VBIOS


A-channel



DRAW	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1		Graphics_Memory	
APPROVAL	BC LEE	REV	1.0		Graphics_Memory_Nvidia_64b	
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1 OF 1	

CRT

CRT CONNECTOR



Check "CRT3_DDCCLK/DATA" Voltage Level
2N06 Can be replaced with SM6K2

DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L GRAPHICS_IF CRT	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1			PART NO. BA41-01097A/1100A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	undefined	

LVDS


light On

The diagram shows a logic gate U501 (7SZ08) with three inputs: 1, 2, and 3. Input 1 is connected to KBC3_BKLTON. Input 2 is connected to PEG3_BKLTEN. Input 3 is connected to a common ground point through two resistors, R512 (100K 1%) and R510 (100K 1%). The output of the gate (pin 4) is connected to P3.3V through a resistor R506 (1K 1%), which then connects to LCD3_BKLTON. A ground symbol is shown at the bottom.

Net Name according to
aphics or Internal Graphics


Change the Net Name according to
External Graphics or Internal Graphics

LCD Power





Change the Net Name according to
External Graphics or Internal Graphics

1Ch. LCD Connector



Inverter Power




DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	
CHECK	Rujin Zheng	DEV. STEP	MP1.1	Qingdao_L GRAPHICS_IF LCD	
APPROVAL	BC LEE	REV	1.0	<div> <div> PART NO. BA41-01097A/1100A </div> </div>	
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE 2 of 2	



DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L GRAPHICS_IF HDMI LEVEL SHIFTER	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	4 of 4	


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

HDMI




DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L GRAPHICS_IF HDMI	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1			PART NO. BA41-01097A/1100A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	3	undefined

AUDIO




DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG	
CHECK	Rujin Zheng	DEV. STEP	MP1.1		HDA_CODEC_ALC272	ELECTRONICS	
APPROVAL	BC LEE	REV	1.0		AUDIO CODEC ALC272	PART NO.	BA41-01097A/1100A
MODULE CODE		LAST EDIT		June 22, 2009 20:14:17 PM	PAGE	1	OF 5



HEADPHONE



Analog MIC




MIC JACK




DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1		HDA_CODEC_ALC272	
APPROVAL	BC LEE	REV	1.0		SPK AMP TPA6017	
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	2 OF 5	

LAN



DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	REV. STEP	MP1.1		LAN_MARVELL_8055	
APPROVAL	BC LEE	REV	1.0		LAN	
MODULE CODE		LAST EDIT				
					June 22, 2009 20:14:17 PM	PAGE 1 of 1


MDC




DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L HDA_Modem HDA_Modem	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1			PART NO. BA41-01097A/1100A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1 OF 1	

SATA I/F CONN

SATA HDD CONN




SATA ODD CONN




DESIGN	XiaoHong Zheng	DATE	12/3/2008	TITLE	QingDao_Ext SATA_DEVICES HDD ODD	SAMSUNG ELECTRONICS
CHECK	RuJin Zheng	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	undefined	LAST EDIT	December , 3, 2008 12:06:51 PM	PAGE	1	OF

WLAN 7mm




DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L MINI_PCIE_CONN WLAN	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1 OF	

Express Card



Type 1 module



34.00 mm W
X
75.00 mm L
X
5.00 mm H




nostuff

DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L EXPRESS CARD	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1			PART NO. BA41-01097A/1100A
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1	OF

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

eSATA



DESIGN	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L MAIN eSATA	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT				
				June 22, 2009 20:14:17 PM	PAGE 10 OF 15	


3

2


1

USB I/F Devices

Bluetooth Interface





CAMERA



DESIGN	XiaoHong Zhang	DATE	12/3/2008	TITLE	QingDao_Ext USB_DEVICES BT CAMERA	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	RuJin Zheng	DEV. STEP	ADV1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	December, 3, 2008 12:12:55 PM	PAGE	undefined	

3 IN 1


P3.3V_MCD distance between R5U880 and socket should be less than 2 inches




40 mil trace for medica card socket ground

MSEL5	SD Write Protec Selection
Connected to VCC	High Enable
Connected to GND	Low Enable
MSEL7	PLL BASE CLOCK SELECTION
Connected to VCC	12MHz
Connected to GND	48MHz

DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE Qingdao_L AU6336	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1		
APPROVAL	BC LEE	REV	1.0		
MODULE CODE			LAST EDIT		
undef ined			June 22, 2009 20:14:17 PM	PAGE	1 OF




MICOM




Micom Glue Logic


KEYBOARD



nostuff




TOUCHPAD




DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L MICOM_GLUE_LOGIC KBD TP	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	undef ined	

LED SWITCH LOGIC

Function Key LEDS




ADAPTERIN/CHARGING LED




DRW	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1		LED_Switch	
APPROVAL	BC LEE	REV	1.0		LED_Switch	
MODULE CODE		LAST EDIT				
				June 22, 2009 20:14:17 PM	PAGE	1 OF 1

SUB Board


MAIN BOARD




Power LED SUB BOARD





LID_SWITCH SUB BOARD




SUB BOARD




Power Switch SUB BOARD






PCB & BOTTOM



KBD & BOTTOM



USB_SUB & BOTTOM




TOP & BOTTOM

REV1
1
2 0 03

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/M/D)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

DESIGN	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1		MAIN	
APPROVAL	BC LEE	REV	1.0		PWR SW SUB	PART NO. BA41-01097A/1100A
MODULE CODE		LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	11	OF 15

CHARGER & POWER MANAGEMENT




DRAW	Xiaohong Zhang	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS PART NO. BA411-01097A/1100A
CHECK	Rujin Zheng	REV. STEP	MP1.1	PWR_MV_Charger_Isl6256a		
APPROVAL	BC LEE	REV	1.0	CHARGER (ISL6256A)		
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1 OF 1	

For EM




DDR2 Power



DRAW	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L PWR_MV_Memory DDR3 POWER (P1.5V_AUX)	SAMSUNG ELECTRONICS PART NO. BA41-01097A/1100A
CHECK	Rujin Zheng	DEV. STEP	MP1.1			
APPROVAL	BC LEE	REV	1.0			
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1 OF 1	


www.vinafix.vn




D:/users/ecad11/qingdao_ulcpc/tmp/MP1.1/Qingdao_E_ULCPC_MAIN/design_blocks/PWR_MV_CPU_Is16266a

Graphic Core Power

DDR3 12.68A@TDP for NB9M-GS
DDR2 11.57A@TDP for NB9M-GS




Switched Power



DESIGN	XIAOHONG, ZHANG	DATE	12/3/2008	TITLE	QingDao_Ext PWR_MV_SWITCHED Switched Power	SAMSUNG ELECTRONICS
CHECK	RUJIN, ZHENG	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	BC, LEE	REV	1.0			
MODULE CODE		LAST EDIT	December, 3, 2008 3:39:16 PM	PAGE	2	OF

POWER DISCHARGER




DRAW	Xiaohong Zheng	DATE	06/23/2009	TITLE	Qingdao_L	SAMSUNG ELECTRONICS
CHECK	Rujin Zheng	DEV. STEP	MP1.1		PWR_MV_DisCharger	
APPROVAL	BC LEE	REV	1.0		DISCHARGING LOGIC	
MODULE CODE	undefined	LAST EDIT	June 22, 2009 20:14:17 PM	PAGE	1 OF 1	

4	3	2	1
SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.			
○CPU1_NMI# ○CPU1_TCK ○CPU1_TDI ○CPU1_TMS ○FAN5_VDD ○SMB3_CLK ○ADT3_SEL# ○CLK3_FMR# ○CPU1_ADS# ○CPU1_BNR# ○CPU1_HIT# ○CPU1_INTR# ○CPU1_PSI# ○CPU1_SMI# ○GFX3_HCLK ○KBC3_A20G ○KBC3_VRON ○KBC5_TCLK ○MCD3_SDWP ○MEM1_VREF ○PLT3_RST# ○SMB3_DATA ○THM3_STP# ○WLO3_LED# ○HDA3_PWRGD ○CLK3_ICH14 ○CLK3_PWRGD ○CLK3_USB48 ○CPU1_A2MM# ○CPU1_BPR# ○CPU1_BREQ# ○CPU1_DBSY# ○CPU1_DPWR# ○CPU1_DRDY# ○CPU1_FERR# ○CPU1_INIT# ○CPU1_LOCK# ○CPU1_TRDY# ○CPU1_TRST# ○CRT3_HSYNC ○CRT3_VSYNC ○CRT3_HSYNC ○CRT5_VSYNC ○DRAM_RST# ○EXP3_OPPE# ○GFX3_HDATA ○GFX3_ROMS# ○GFX3_ROMSO ○KBC3_CHGEN ○KBC3_PWRGD ○KBC3_PWRON ○KBC5_TDATA ○MCD3_SDOD# ○MCD3_SCLK ○MCD3_SDCMD ○MCH1_HVREF ○PCB3_INTA# ○PCB3_INTB# ○PCB3_INTCP# ○PCB3_INTD# ○PCB3_IRDY# ○PCB3_PERR# ○PCB3_SERR# ○PCB3_STOP# ○PCB3_TRDY# ○PEX3_WAKE# ○BAT3_SMCLK# ○CHP3_GPIO18 ○CHP3_GPIO20 ○CHP3_SERIRQ ○CHP3_SLP#4# ○CHP3_SLP#5#	○CLK3_DBG LPC ○CPU1_DPSLP# ○CPU1_IGNNE# ○CPU1_VID(0) ○CPU1_VID(1) ○CPU1_VID(2) ○CPU1_VID(3) ○CPU1_VID(4) ○CPU1_VID(5) ○CPU1_VID(6) ○CRT3_DDCCLK ○CRT5_DDCCLK ○EXP3_PUSB# ○EXP3_PERST# ○GFX3_STRAP2 ○KBC3_BKLTON ○KBC3_PRECHG ○KBC3_PWRSW# ○KBC3_RFOFF# ○KBC3_SCLED# ○KBC3_SMCLK# ○KBC3_SUSPWR ○LCD3_BKLTON ○LPC3_LAD(0) ○LPC3_LAD(1) ○LPC3_LAD(2) ○LPC3_LAD(3) ○MCD3_SDDAT0 ○MCD3_SDDAT1 ○MCD3_SDDAT2 ○MCD3_SDDAT3 ○PCB3_FRAME# ○PCB3_PLOCK# ○PEG3_BKLTON ○SMB3_ALERT# ○THM3_ALERT# ○USB3_PWRON# ○VCCP3_PWRGD ○BAT3_DETECT# ○BAT3_SMDATA# ○CHP3_BIOSWP# ○CHP3_CPUSTP# ○CHP3_PCISTP# ○CLK3_GFX_27M ○CLK3_PCLKICH ○CPU1_DPRSTP# ○CPU1_DSTBN# ○CPU2_THERMDA ○CPU2_THERMDC ○CRT3_DDCDATA ○CRT5_DDCDATA ○EXP3_CLKREQ# ○FAN3_FBAC# ○SCORE3_PWRGD ○GFX3_ROMSCLK ○GFX3_THERMDN ○GFX3_THERMDP ○HDA3_MDC_SDO ○KBC3_CHG1.2V ○KBC3_CPURST# ○KBC3_EXTSM# ○KBC3_NUMLED#	○KBC3_PWRBTN# ○KBC3_RSMRST# ○KBC3_RUNSC# ○KBC3_SMDATA# ○KBC3_SPMUTE# ○LID3_SWITCH# ○LOM3_CLKREQ# ○LPC3_LFRAME# ○MCH1_HASWING ○MCH3_CLKREQ# ○MCH3_EXTTS# ○MCH3_EXTTS1# ○MIN3_CLKREQ# ○PCB3_CLKRUN# ○PCB3_DEVSEL# ○CHP3_CL_CLK_0 ○CHP3_DPRSPLVR ○CHP3_PM_SYNC# ○CHP3_SATALED# ○CHP3_SUSSTAT# ○CPU1_PWRGD CPU ○CPU1_VCCSENSE ○CPU1_VSSSENSE ○GFX3_VOLTID_0 ○GFX3_VOLTID_1 ○HDA3_MDC_BCLK ○HDA3_MDC_RST# ○HDA3_MDC_SDI ○HDA3_MDC_SYNC ○KBC3_CAPSLED# ○KBC5_LED_CTRL ○KBC5_WAKESCH# ○KBC5_P5ALWON# ○LCD3_EDID_CLK ○MCH3_IHSYNC# ○PEG3_HDMI_CLK ○PEG3_HPD_HDMI ○PEG3_LCDVDDON ○PEG5_HDMI_CLK ○CHP3_BIOS_CRI# ○CHP3_CL_DATA_0 ○CHP3_CL_RST_0# ○CHP3_INTRUDER# ○CHP3_USBWPWRON# ○CLK3_POLKMICOM ○CPU1_THRMTRIP# ○CPU3_THRMTRIP# ○ITP3_DBRESET# ○KBC3_LED_ACIN# ○KBC3_USBWPWRON# ○LCD3_EDID_DATA ○PEG3_HDMI_DATA ○PEG5_HDMI_DATA ○TPD5_L_BUTTON# ○TPD5_R_BUTTON# ○VRM3_CPU_PWRGD ○VRM3_DDR_PWRGD ○CHP3_ME_RTCRST# ○CLK3_GFX_27M_SS ○KBC5_PWRON_INV# ○CHP3_SATACLKREQ# ○KBC3_LED_CHARGE# ○KBC3_THERM_SMCLK ○SUB_LID3_SWITCH# ○KBC3_THERM_SMDATA	○P3.3V_MICOM ○SUB_GND ○SUB_GND_A ○SUB_GND_C ○SUB_P3.3V ○P5.0V_AUX

- ☐ AUD5_MIC2_INT
- ☐ HDA3_AUD_SDO
- ☐ CPU1_BSEL0
- ☐ CPU1_BSEL1
- ☒ CPU1_BSEL2
- ☐ CPU1_HITM#

- ☐ GFX3_THERM#
- ☐ KBC3_SPI_DI
- ☐ KBC3_SPI_DO
- ☐ KBC3_USBCHG
- ☐ CPU1_STPCLK#
-
- ☐ HST3_SPI3_DI
- ☐ HST3_SPI3_DO
- ☐ KBC3_SPI_CLK
- ☐ KBC3_SPI_CS#
- ☐ KBC3_SPI_WP#



<div><div>SAMSUNG PROPRIETARY</div><div>THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.</div></div>			
--	--	--	--